summaryrefslogtreecommitdiff
path: root/src/soc/intel/alderlake/uart.c
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2021-09-09 21:58:48 +0530
committerFelix Held <felix-coreboot@felixheld.de>2021-09-16 13:59:21 +0000
commit06a892240d0ea0fa8e3c278bba429dea94fc84b5 (patch)
tree40c916d22c6058c0281335ab781112c97ce664fb /src/soc/intel/alderlake/uart.c
parenta2bf94d4c1f907d184e5f99e38977bd391e489fe (diff)
mb/intel/adlrvp: Override Type-C IOM GPIO Pads based on Board ID
This patch allows ADL-RVP mainboards to set AUX GPIO PADs based on the board id value. Various ADL-P and ADL-M RVPs SKUs demand different GPIO AUX programming hence, this patch implements a helper function inside `adlrvp` mainboard to override devicetree chip config. Note: Different ADL-P/M SKUs (LP4/LP5/DDR4/DDR5) don't have dedicated devicetree for overrides hence, board id is being used for unique SKU identification. Additionally, skip AUX GPIO PAD filling up for Windows SKUs. TEST=Able to override AUX GPIO PADs based on ADL-P RVP board id. Change-Id: I2f0a37c7a8bd69af715551df2a93e6eed89e954a Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/57532 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/soc/intel/alderlake/uart.c')
0 files changed, 0 insertions, 0 deletions