diff options
| author | Wonkyu Kim <wonkyu.kim@intel.com> | 2022-10-10 23:01:38 -0700 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2022-10-12 23:51:09 +0000 |
| commit | 60d9b891f606523d82ca8d9432051b159d28342a (patch) | |
| tree | 325dd40a7df8a98c2208c2896cca35977a735d4c /src/soc/intel/alderlake/Kconfig | |
| parent | 6ae4d2e0a6a3cb8a1420cade9367393d121f0008 (diff) | |
soc/intel: Kconfig: Correct UART source clock value in comment
Correct UART source clock value in comment from 120 MHz to 100 MHz.
BUG=b:249530903
Signed-off-by: Wonkyu Kim <wonkyu.kim@intel.com>
Change-Id: Ifc17357051ae0b3bc663da467b4fc809a46024d4
Reviewed-on: https://review.coreboot.org/c/coreboot/+/68286
Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Reviewed-by: Kapil Porwal <kapilporwal@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/alderlake/Kconfig')
| -rw-r--r-- | src/soc/intel/alderlake/Kconfig | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/alderlake/Kconfig b/src/soc/intel/alderlake/Kconfig index a73657ee2c..ca0af8a860 100644 --- a/src/soc/intel/alderlake/Kconfig +++ b/src/soc/intel/alderlake/Kconfig @@ -338,7 +338,7 @@ config VBT_DATA_SIZE_KB # Clock divider parameters for 115200 baud rate # Baudrate = (UART source clock * M) /(N *16) -# ADL UART source clock: 120MHz +# ADL UART source clock: 100MHz config SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL hex default 0x25a |