diff options
| author | Patrick Georgi <patrick@coreboot.org> | 2023-10-07 11:16:43 +0200 |
|---|---|---|
| committer | Patrick Georgi <patrick@coreboot.org> | 2023-10-11 12:08:22 +0000 |
| commit | 42f15054b178efe9a4d1c8a4e0c203d1aa4aad01 (patch) | |
| tree | e1702953813d9c5c0930be4aca3d95b2aeecde00 /src/soc/cavium | |
| parent | c666a916112aece345da57a0b4f3bafc43234ee7 (diff) | |
memlayout.ld: Increase RAMSTAGE size to more than 1MB everywhere
This is in preparation of a larger heap. I went for 2MB because why not?
Change-Id: I51f999a10ba894a7f2f5fce224d30bf914107c38
Signed-off-by: Patrick Georgi <patrick@coreboot.org>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/78273
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Reviewed-by: Yidi Lin <yidilin@google.com>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/soc/cavium')
| -rw-r--r-- | src/soc/cavium/cn81xx/memlayout.ld | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/cavium/cn81xx/memlayout.ld b/src/soc/cavium/cn81xx/memlayout.ld index 41f091415e..325524e439 100644 --- a/src/soc/cavium/cn81xx/memlayout.ld +++ b/src/soc/cavium/cn81xx/memlayout.ld @@ -30,9 +30,9 @@ SECTIONS SRAM_END(BOOTROM_OFFSET + 0x80000) TTB(BOOTROM_OFFSET + 0x80000, 512K) - RAMSTAGE(BOOTROM_OFFSET + 0x100000, 512K) + RAMSTAGE(BOOTROM_OFFSET + 0x100000, 2M) /* Stack for secondary CPUs */ - REGION(stack_sec, BOOTROM_OFFSET + 0x180000, + REGION(stack_sec, BOOTROM_OFFSET + 0x300000, CONFIG_MAX_CPUS * CONFIG_STACK_SIZE, 0x1000) /* Leave some space for the payload */ |