aboutsummaryrefslogtreecommitdiff
path: root/src/soc/amd/stoneyridge/acpi
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2021-01-25 16:48:51 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2021-01-27 11:19:38 +0000
commit3f2467032e3e40cd456d2d9fe5120a60283784aa (patch)
tree8db8ea086dd93f32b385c5eb0b4a9e7e3c122bf9 /src/soc/amd/stoneyridge/acpi
parent6dc6ee6e72bb302740ea50782981f17635dbf6e5 (diff)
sb,soc/amd: Rename PMOD to PICM in ASL
Use the same variable name as soc/intel to implement a common _PIC method at top-level ASL. Change-Id: I48f9e224d6d0101c2101be99cd18ff382738f0dd Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/49903 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/soc/amd/stoneyridge/acpi')
-rw-r--r--src/soc/amd/stoneyridge/acpi/northbridge.asl12
-rw-r--r--src/soc/amd/stoneyridge/acpi/pci_int.asl2
2 files changed, 7 insertions, 7 deletions
diff --git a/src/soc/amd/stoneyridge/acpi/northbridge.asl b/src/soc/amd/stoneyridge/acpi/northbridge.asl
index 5a052e70c5..042f66a4e1 100644
--- a/src/soc/amd/stoneyridge/acpi/northbridge.asl
+++ b/src/soc/amd/stoneyridge/acpi/northbridge.asl
@@ -20,7 +20,7 @@ Method(_STA, 0, NotSerialized)
Method(_PRT,0, NotSerialized)
{
- If(PMOD)
+ If(PICM)
{
Return(APR0) /* APIC mode */
}
@@ -40,7 +40,7 @@ Device(IGFX) {
Device(PBR4) {
Name(_ADR, 0x00020001)
Method(_PRT,0) {
- If(PMOD){ Return(APS4) } /* APIC mode */
+ If(PICM){ Return(APS4) } /* APIC mode */
Return (PS4) /* PIC Mode */
} /* end _PRT */
} /* end PBR4 */
@@ -49,7 +49,7 @@ Device(PBR4) {
Device(PBR5) {
Name(_ADR, 0x00020002)
Method(_PRT,0) {
- If(PMOD){ Return(APS5) } /* APIC mode */
+ If(PICM){ Return(APS5) } /* APIC mode */
Return (PS5) /* PIC Mode */
} /* end _PRT */
} /* end PBR5 */
@@ -58,7 +58,7 @@ Device(PBR5) {
Device(PBR6) {
Name(_ADR, 0x00020003)
Method(_PRT,0) {
- If(PMOD){ Return(APS6) } /* APIC mode */
+ If(PICM){ Return(APS6) } /* APIC mode */
Return (PS6) /* PIC Mode */
} /* end _PRT */
} /* end PBR6 */
@@ -67,7 +67,7 @@ Device(PBR6) {
Device(PBR7) {
Name(_ADR, 0x00020004)
Method(_PRT,0) {
- If(PMOD){ Return(APS7) } /* APIC mode */
+ If(PICM){ Return(APS7) } /* APIC mode */
Return (PS7) /* PIC Mode */
} /* end _PRT */
} /* end PBR7 */
@@ -76,7 +76,7 @@ Device(PBR7) {
Device(PBR8) {
Name(_ADR, 0x00020005)
Method(_PRT,0) {
- If(PMOD){ Return(APS8) } /* APIC mode */
+ If(PICM){ Return(APS8) } /* APIC mode */
Return (PS8) /* PIC Mode */
} /* end _PRT */
} /* end PBR8 */
diff --git a/src/soc/amd/stoneyridge/acpi/pci_int.asl b/src/soc/amd/stoneyridge/acpi/pci_int.asl
index 0f3d882a8b..bd29ebb71f 100644
--- a/src/soc/amd/stoneyridge/acpi/pci_int.asl
+++ b/src/soc/amd/stoneyridge/acpi/pci_int.asl
@@ -109,7 +109,7 @@
{
\_SB.CIRQ()
}
- Store(Arg0, PMOD)
+ Store(Arg0, PICM)
}
Method(CIRQ, 0x00, NotSerialized){