summaryrefslogtreecommitdiff
path: root/src/soc/amd/picasso
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2022-10-05 22:12:02 +0200
committerFelix Held <felix-coreboot@felixheld.de>2022-10-13 19:43:10 +0000
commitb171f768127d9bbc377ba97fd097ba0dcd4e148d (patch)
treee7e93b0bd3984f392b4e003dcd401a8a513f78a8 /src/soc/amd/picasso
parent987ec8837ac8c5288a92af52c9bdd51f9019db3c (diff)
soc/amd/*: Hook up GPP bridges ops to devicetree
This removes the need for a PCI driver. Change-Id: I8e235d25622d0bd3f1bb3f18ec0400a02f674a6d Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/68147 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martin.roth@amd.corp-partner.google.com> Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com>
Diffstat (limited to 'src/soc/amd/picasso')
-rw-r--r--src/soc/amd/picasso/chipset.cb16
1 files changed, 9 insertions, 7 deletions
diff --git a/src/soc/amd/picasso/chipset.cb b/src/soc/amd/picasso/chipset.cb
index 2bbee75ae1..097cbcf975 100644
--- a/src/soc/amd/picasso/chipset.cb
+++ b/src/soc/amd/picasso/chipset.cb
@@ -9,15 +9,16 @@ chip soc/amd/picasso
device pci 00.0 alias gnb on ops picasso_root_complex_operations end
device pci 00.2 alias iommu off end
device pci 01.0 on end # Dummy Host Bridge, do not disable
- device pci 01.1 alias gpp_bridge_0 off end
- device pci 01.2 alias gpp_bridge_1 off end
- device pci 01.3 alias gpp_bridge_2 off end
- device pci 01.4 alias gpp_bridge_3 off end
- device pci 01.5 alias gpp_bridge_4 off end
- device pci 01.6 alias gpp_bridge_5 off end
- device pci 01.7 alias gpp_bridge_6 off end
+ device pci 01.1 alias gpp_bridge_0 off ops amd_external_pcie_gpp_ops end
+ device pci 01.2 alias gpp_bridge_1 off ops amd_external_pcie_gpp_ops end
+ device pci 01.3 alias gpp_bridge_2 off ops amd_external_pcie_gpp_ops end
+ device pci 01.4 alias gpp_bridge_3 off ops amd_external_pcie_gpp_ops end
+ device pci 01.5 alias gpp_bridge_4 off ops amd_external_pcie_gpp_ops end
+ device pci 01.6 alias gpp_bridge_5 off ops amd_external_pcie_gpp_ops end
+ device pci 01.7 alias gpp_bridge_6 off ops amd_external_pcie_gpp_ops end
device pci 08.0 on end # Dummy Host Bridge, do not disable
device pci 08.1 alias internal_bridge_a off # internal bridge to bus A
+ ops amd_internal_pcie_gpp_ops
device pci 0.0 alias gfx off end # internal GPU
device pci 0.1 alias gfx_hda off end # display HD Audio controller
device pci 0.2 alias crypto off end # cryptography coprocessor
@@ -28,6 +29,7 @@ chip soc/amd/picasso
device pci 0.7 alias mp2 off end # sensor fusion hub (MP2)
end
device pci 08.2 alias internal_bridge_b off # internal bridge to bus B
+ ops amd_internal_pcie_gpp_ops
device pci 0.0 alias sata off end
device pci 0.1 alias xgbe_0 off end
device pci 0.2 alias xgbe_1 off end