aboutsummaryrefslogtreecommitdiff
path: root/src/soc/amd/mendocino/uart.c
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2023-03-07 01:41:56 +0100
committerFelix Held <felix-coreboot@felixheld.de>2023-03-08 14:05:46 +0000
commite266dacaa103ce399f5bb2d5254f18fc978b934f (patch)
treef2982fa5ead5cc854942209305b8397684e9ade3 /src/soc/amd/mendocino/uart.c
parenta4284b0bd4db7e046802a3a2d6637c84352ce4c1 (diff)
soc/amd/*/acpi: factor out common generate_cpu_entries implementation
With the exception of the generate_cppc_entries call, the implementations of generate_cpu_entries of Picasso, Cezanne, Mendocino, Phoenix and Glinda are identical, so factor it out and move it to the common AMD SoC code. Since all SoCs that support CPPC already select the SOC_AMD_COMMON_BLOCK_ACPI_CPPC Kconfig option, this can be used to only call generate_cppc_entries for platforms where it is available. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I71323d9d071b6f9d82852479b60dc56c24f2b9ec Reviewed-on: https://review.coreboot.org/c/coreboot/+/73504 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com>
Diffstat (limited to 'src/soc/amd/mendocino/uart.c')
0 files changed, 0 insertions, 0 deletions