diff options
| author | Arthur Heymans <arthur@aheymans.xyz> | 2023-07-13 12:34:04 +0200 |
|---|---|---|
| committer | Martin L Roth <gaumless@gmail.com> | 2023-09-01 21:07:10 +0000 |
| commit | 6d3682ee9b19b9e6833f38046891132be665c93c (patch) | |
| tree | 5b74f124c101a1b36bd4448956e0358becf61784 /src/soc/amd/genoa/chip.c | |
| parent | 372c4151d4423788e597c1fdf90e003ce4226649 (diff) | |
soc/amd/genoa: Add minimal viable code for compilation
This adds a dummy soc (genoa) based on EXAMPLE_MIN86 with
amd linker script hooked up.
Default to 64bit code as that will be a sensible default for this
platform (high memory access required for RAS setup).
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Change-Id: I69253466084d17c4359d7e824d69f12490b076e4
Reviewed-on: https://review.coreboot.org/c/coreboot/+/76495
Reviewed-by: Martin L Roth <gaumless@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Diffstat (limited to 'src/soc/amd/genoa/chip.c')
| -rw-r--r-- | src/soc/amd/genoa/chip.c | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/src/soc/amd/genoa/chip.c b/src/soc/amd/genoa/chip.c new file mode 100644 index 0000000000..cbe3e130b9 --- /dev/null +++ b/src/soc/amd/genoa/chip.c @@ -0,0 +1,5 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <device/device.h> + +struct chip_operations soc_amd_genoa_ops = { NULL }; |