summaryrefslogtreecommitdiff
path: root/src/soc/amd/common
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2024-10-10 14:22:41 +0200
committerFelix Held <felix-coreboot@felixheld.de>2024-10-11 13:29:03 +0000
commitb9bf4464f2e31d3dd8bc11b6e14fde2cdb9c44d1 (patch)
treec89527518bff1a4b87fcf80648ca70bf9684bc06 /src/soc/amd/common
parentee93b35bc3dd86d23ec6b587bbe4c7297d7eddd2 (diff)
soc/amd/common/block/psp/Kconfig: drop some 'default n'
Since the Kconfig default for boolean options is already 'n', there's no need to add that default to the option. Still kept the 'default n' for the 3 options that result in fuses inside the SoC to be burnt (PERFORM_RPMC_PROVISIONING, PERFORM_SPL_FUSING and PSP_PLATFORM_SECURE_BOOT) to point out the fact that that's not selected by default more clearly. Change-Id: I55971f1f130d8ec23d4572a215008d9465e1520a Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/84719 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Diffstat (limited to 'src/soc/amd/common')
-rw-r--r--src/soc/amd/common/block/psp/Kconfig3
1 files changed, 0 insertions, 3 deletions
diff --git a/src/soc/amd/common/block/psp/Kconfig b/src/soc/amd/common/block/psp/Kconfig
index 34a0642893..4f5c6bbe9c 100644
--- a/src/soc/amd/common/block/psp/Kconfig
+++ b/src/soc/amd/common/block/psp/Kconfig
@@ -65,7 +65,6 @@ config SPL_TABLE_FILE
config HAVE_SPL_RW_AB_FILE
bool "Have a separate mainboard-specific SPL file in RW A/B partitions"
- default n
depends on SOC_AMD_COMMON_BLOCK_PSP_SPL
depends on VBOOT_SLOTS_RW_AB
help
@@ -90,7 +89,6 @@ config PSP_PLATFORM_SECURE_BOOT
config SOC_AMD_COMMON_BLOCK_PSP_SMI
bool
- default n
select SPI_FLASH_SMM if BOOT_DEVICE_SPI_FLASH_RW_NOMMAP
help
Add PSP SMI handler for SPI flash access.
@@ -110,7 +108,6 @@ config SOC_AMD_COMMON_BLOCK_PSP_SMI
config PSP_INCLUDES_HSP
bool
depends on SOC_AMD_COMMON_BLOCK_PSP
- default n
help
Select this config to indicate SoC includes Hardware Security Processor(HSP).