summaryrefslogtreecommitdiff
path: root/src/soc/amd/common/block/pci
diff options
context:
space:
mode:
authorRaul E Rangel <rrangel@chromium.org>2021-05-10 14:55:11 -0600
committerFelix Held <felix-coreboot@felixheld.de>2021-05-12 00:46:27 +0000
commit4831411e00e4f99591256393be903f19a0fbb1e1 (patch)
tree6db75ac8af5be36b7c743066f6ad19ab752d6a15 /src/soc/amd/common/block/pci
parent556412b207e85f56d7e7fe8bae18a78381b5342e (diff)
soc/amd/{common,picasso}: Use common PCIE_GPP_DRIVER driver
This will change the names of the GPP bridges, but this ok since there is no hand written ASL that references these names. BUG=b:184766519 TEST=Boot picasso and dump ACPI Signed-off-by: Raul E Rangel <rrangel@chromium.org> Change-Id: Ic09200156e8a37bd1a29ca95a17c8f8ae2b92bd3 Reviewed-on: https://review.coreboot.org/c/coreboot/+/54028 Reviewed-by: Jason Glenesk <jason.glenesk@gmail.com> Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/amd/common/block/pci')
-rw-r--r--src/soc/amd/common/block/pci/pcie_gpp.c10
1 files changed, 9 insertions, 1 deletions
diff --git a/src/soc/amd/common/block/pci/pcie_gpp.c b/src/soc/amd/common/block/pci/pcie_gpp.c
index a3ac1cf5e4..a1cc3d2e84 100644
--- a/src/soc/amd/common/block/pci/pcie_gpp.c
+++ b/src/soc/amd/common/block/pci/pcie_gpp.c
@@ -59,10 +59,17 @@ static struct device_operations internal_pcie_gpp_ops = {
.acpi_fill_ssdt = acpi_device_write_gpp_pci_dev,
};
+static const unsigned short internal_pci_gpp_ids[] = {
+ PCI_DEVICE_ID_AMD_FAM17H_MODEL18H_PCIE_GPP_BUSA,
+ PCI_DEVICE_ID_AMD_FAM17H_MODEL18H_PCIE_GPP_BUSB,
+ PCI_DEVICE_ID_AMD_FAM17H_MODEL60H_PCIE_GPP_BUSABC,
+ 0
+};
+
static const struct pci_driver internal_pcie_gpp_driver __pci_driver = {
.ops = &internal_pcie_gpp_ops,
.vendor = PCI_VENDOR_ID_AMD,
- .device = PCI_DEVICE_ID_AMD_FAM17H_MODEL60H_PCIE_GPP_BUSABC,
+ .devices = internal_pci_gpp_ids,
};
static struct device_operations external_pcie_gpp_ops = {
@@ -76,6 +83,7 @@ static struct device_operations external_pcie_gpp_ops = {
};
static const unsigned short external_pci_gpp_ids[] = {
+ PCI_DEVICE_ID_AMD_FAM17H_MODEL18H_PCIE_GPP,
PCI_DEVICE_ID_AMD_FAM17H_MODEL60H_PCIE_GPP_D1,
PCI_DEVICE_ID_AMD_FAM17H_MODEL60H_PCIE_GPP_D2,
0