summaryrefslogtreecommitdiff
path: root/src/soc/amd/cezanne
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2023-01-16 20:06:31 +0100
committerFelix Held <felix-coreboot@felixheld.de>2023-01-17 19:26:16 +0000
commit8f2e5c90e44c6d846a6367bb4051818fdcd577ea (patch)
tree72065a0be92863fecb355e562dc2cd4d1703d844 /src/soc/amd/cezanne
parentd4cc902c57ca6e57ebf27e8fc63748f984a1d868 (diff)
soc/amd: introduce and use common amd_cpu_bus_ops struct
The device operations for the CPU bus are identical for all AMD SoCs, so introduce a common device operations struct for this and use it in all AMD SoC's chipset devicetrees as ops for the CPU cluster. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Id32f89b8a33db8dbb747b917eeac3009fbae6631 Reviewed-on: https://review.coreboot.org/c/coreboot/+/71998 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Elyes Haouas <ehaouas@noos.fr> Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com>
Diffstat (limited to 'src/soc/amd/cezanne')
-rw-r--r--src/soc/amd/cezanne/chip.c7
-rw-r--r--src/soc/amd/cezanne/chipset.cb2
2 files changed, 1 insertions, 8 deletions
diff --git a/src/soc/amd/cezanne/chip.c b/src/soc/amd/cezanne/chip.c
index efef2f19c9..d480cc563b 100644
--- a/src/soc/amd/cezanne/chip.c
+++ b/src/soc/amd/cezanne/chip.c
@@ -12,13 +12,6 @@
#include <types.h>
#include "chip.h"
-struct device_operations cezanne_cpu_bus_ops = {
- .read_resources = noop_read_resources,
- .set_resources = noop_set_resources,
- .init = mp_cpu_bus_init,
- .acpi_fill_ssdt = generate_cpu_entries,
-};
-
static const char *soc_acpi_name(const struct device *dev)
{
if (dev->path.type == DEVICE_PATH_DOMAIN)
diff --git a/src/soc/amd/cezanne/chipset.cb b/src/soc/amd/cezanne/chipset.cb
index f0a3d861d0..691153f87b 100644
--- a/src/soc/amd/cezanne/chipset.cb
+++ b/src/soc/amd/cezanne/chipset.cb
@@ -1,6 +1,6 @@
chip soc/amd/cezanne
device cpu_cluster 0 on
- ops cezanne_cpu_bus_ops
+ ops amd_cpu_bus_ops
end
device domain 0 on
ops cezanne_pci_domain_ops