summaryrefslogtreecommitdiff
path: root/src/soc/amd/cezanne
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-01-16 11:27:33 +0100
committerAngel Pons <th3fanbus@gmail.com>2021-02-24 22:35:38 +0000
commit56823f53dc6de5a804f7c88b9f24847133ddc876 (patch)
treec864d408f6ef6d975c531400c6f8efff7255714e /src/soc/amd/cezanne
parent91947604af3b9759fa7bff9ca5a5d4ca61df36b9 (diff)
nb/intel/ironlake: Rewrite early QPI init
Rewrite early QPI initialisation to account for variables in the register values. Trace replays did not capture these relationships. Tested on out-of-tree HP 630, still boots. Change-Id: I5d393e8222be286ab4d4dc074d85f721b07bbca4 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/49586 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/amd/cezanne')
0 files changed, 0 insertions, 0 deletions