summaryrefslogtreecommitdiff
path: root/src/soc/amd/cezanne
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2024-01-25 19:43:35 +0100
committerFelix Held <felix-coreboot@felixheld.de>2024-01-26 19:02:58 +0000
commit054b84294ef5e66c9ade39bccb14f6627bed24c2 (patch)
treeaf8b3411cbcd886921d5a4eb09491511591545aa /src/soc/amd/cezanne
parent4687325448c7e283ebb54ca967274590587f6d26 (diff)
vc/amd: move verstage on PSP files to new psp_verstage folder
Move the verstage on PSP files in vendorcode from the fsp subdirectory to a new psp_verstage subdirectory, since those files aren't specific to the case of the FSP being used for the silicon initialization. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ic47f8b18bc515600add7838f4c7afcb4fff7c004 Reviewed-on: https://review.coreboot.org/c/coreboot/+/80209 Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Reviewed-by: Varshit Pandya <pandyavarshit@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Diffstat (limited to 'src/soc/amd/cezanne')
-rw-r--r--src/soc/amd/cezanne/psp_verstage/Makefile.mk6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/soc/amd/cezanne/psp_verstage/Makefile.mk b/src/soc/amd/cezanne/psp_verstage/Makefile.mk
index 2cb1345365..bb9cc4740d 100644
--- a/src/soc/amd/cezanne/psp_verstage/Makefile.mk
+++ b/src/soc/amd/cezanne/psp_verstage/Makefile.mk
@@ -1,6 +1,6 @@
# SPDX-License-Identifier: GPL-2.0-only
-verstage-generic-ccopts += -I$(src)/vendorcode/amd/fsp/cezanne/include
+verstage-generic-ccopts += -I$(src)/vendorcode/amd/psp_verstage/cezanne/include
verstage-generic-ccopts += -I$(src)/soc/amd/common/psp_verstage/include
@@ -10,5 +10,5 @@ verstage-y += svc.c
verstage-y += chipset.c
verstage-y += uart.c
-verstage-y += $(top)/src/vendorcode/amd/fsp/cezanne/bl_uapp/bl_uapp_startup.S
-verstage-y += $(top)/src/vendorcode/amd/fsp/cezanne/bl_uapp/bl_uapp_end.S
+verstage-y += $(top)/src/vendorcode/amd/psp_verstage/cezanne/bl_uapp/bl_uapp_startup.S
+verstage-y += $(top)/src/vendorcode/amd/psp_verstage/cezanne/bl_uapp/bl_uapp_end.S