summaryrefslogtreecommitdiff
path: root/src/soc/amd/cezanne/preload.c
diff options
context:
space:
mode:
authorRaul E Rangel <rrangel@chromium.org>2021-11-10 13:09:20 -0700
committerPaul Fagerburg <pfagerburg@chromium.org>2021-11-12 14:55:29 +0000
commitc0025c25f3dd4d72f04fa7f5b4c5fbb8459d3be7 (patch)
tree685cc96b38bdb58e0b0dc7f85e712bc3711ad0b9 /src/soc/amd/cezanne/preload.c
parentb139e6b2a38373a5769d1273dc04ac0f7b617a53 (diff)
soc/amd/common/block/lpc: Set FSP-S/M alignment to 64 when using SPI DMA
This will enable reading FSP-S/M using the SPI DMA controller. BUG=B:179699789 TEST=Build guybrush with SPI DMA enabled and verify alignment is set Signed-off-by: Raul E Rangel <rrangel@chromium.org> Change-Id: I282b9989d8e95c93603c6f69616a8f236a4e2e35 Reviewed-on: https://review.coreboot.org/c/coreboot/+/59130 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'src/soc/amd/cezanne/preload.c')
0 files changed, 0 insertions, 0 deletions