summaryrefslogtreecommitdiff
path: root/src/soc/amd/cezanne/include
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2024-01-26 14:05:58 +0100
committerFelix Held <felix-coreboot@felixheld.de>2024-01-27 16:37:36 +0000
commit1b410d9ab98b084ab90d012a2ae80c25b1b0a544 (patch)
tree5bc871805138eeaabe0b39745f18a0570ea63df0 /src/soc/amd/cezanne/include
parent545c532902a8a11a7c79d220f353a2da544d00f0 (diff)
soc/amd: rename agesa_write_acpi_tables to soc_acpi_write_tables
It's not the AGESA code that generates most of the ACPI tables, so rename the function. This also aligns the other SoCs more with Genoa. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I6b2e6c4cb7139c8bde01b4440ab2e923a1086827 Reviewed-on: https://review.coreboot.org/c/coreboot/+/80217 Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/amd/cezanne/include')
-rw-r--r--src/soc/amd/cezanne/include/soc/acpi.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/amd/cezanne/include/soc/acpi.h b/src/soc/amd/cezanne/include/soc/acpi.h
index 1a0e2a118b..5c8b5d21e7 100644
--- a/src/soc/amd/cezanne/include/soc/acpi.h
+++ b/src/soc/amd/cezanne/include/soc/acpi.h
@@ -10,7 +10,7 @@
#define ACPI_SCI_IRQ 9
-uintptr_t agesa_write_acpi_tables(const struct device *device, uintptr_t current,
- acpi_rsdp_t *rsdp);
+uintptr_t soc_acpi_write_tables(const struct device *device, uintptr_t current,
+ acpi_rsdp_t *rsdp);
#endif /* AMD_CEZANNE_ACPI_H */