diff options
author | Felix Held <felix-coreboot@felixheld.de> | 2023-03-09 14:42:54 +0100 |
---|---|---|
committer | Felix Held <felix-coreboot@felixheld.de> | 2023-03-27 12:03:18 +0000 |
commit | 25b5982d107b48642036c19c495364b72fed71ff (patch) | |
tree | 0cd2ceaefd7ee2524fe559df03382f37f38f2de9 /src/soc/amd/cezanne/config.c | |
parent | ca8a8de999824bfae5b66b32a237246805ed857c (diff) |
soc/amd/stoneyridge/include/msr: add pstate_msr bitfield struct
Add the pstate_msr union of a bitfield struct and a raw uint64_t to
allow easier access of the bitfields of the P state MSRs which will be
used in future patches to generate the P state ACPI packages for the CPU
objects. BKDG #55072 Rev 3.04 was used as a reference.
Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Change-Id: I944c8598ba95a0333124655c61ef9eba8a7595c9
Reviewed-on: https://review.coreboot.org/c/coreboot/+/73998
Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/amd/cezanne/config.c')
0 files changed, 0 insertions, 0 deletions