summaryrefslogtreecommitdiff
path: root/src/soc/amd/cezanne/acpi/mmio.asl
diff options
context:
space:
mode:
authorRaul E Rangel <rrangel@chromium.org>2021-02-12 15:13:57 -0700
committerPatrick Georgi <pgeorgi@google.com>2021-02-22 07:29:31 +0000
commit0b123dd72e82eaa90b3682cd13b57a88e634c53e (patch)
treeb7ce87cc453446f0e67723bc2b33e5d0590ed5bb /src/soc/amd/cezanne/acpi/mmio.asl
parent58a8ad1661ab0fd869bcbc955010717c011951b0 (diff)
soc/amd/cezanne/acpi: Add pci0.asl
This differs slightly from picasso. The PCI BAR region is between TOM1 and CONFIG_MMCONF_BASE_ADDRESS. This matches what the Intel platforms are doing. It also matches what linux derives from the e820 tables: > [mem 0xd0000000-0xf7ffffff] available for PCI devices Picasso currently declares the region between TOM and IO_APIC_ADDR. This region includes MMCONF. We don't want to map any PCI BARs in this region. TEST=Boot majolica and check logs pci_bus 0000:00: root bus resource [io 0x0000-0x0cf7 window] pci_bus 0000:00: root bus resource [io 0x0d00-0xffff window] pci_bus 0000:00: root bus resource [mem 0x000a0000-0x000bffff] pci_bus 0000:00: root bus resource [mem 0x000c0000-0x000dffff] pci_bus 0000:00: root bus resource [mem 0xd0000000-0xf7ffffff] pci_bus 0000:00: root bus resource [bus 00-3f] Signed-off-by: Raul E Rangel <rrangel@chromium.org> Change-Id: I4ff02012795e2166e3a4197071b1136727089318 Reviewed-on: https://review.coreboot.org/c/coreboot/+/50893 Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/amd/cezanne/acpi/mmio.asl')
0 files changed, 0 insertions, 0 deletions