diff options
author | Martin Roth <martinroth@google.com> | 2016-07-29 14:07:30 -0600 |
---|---|---|
committer | Stefan Reinauer <stefan.reinauer@coreboot.org> | 2016-08-01 21:44:45 +0200 |
commit | 0cd338e6e489eacfedb8fab3ff161b1578d08f07 (patch) | |
tree | 8b729260de5a406dc22869ff5c5236ba77fbb0ed /src/northbridge/via/vx900/sata.c | |
parent | bb9722bd775d575401edff14a9b80406ecbd974a (diff) |
Remove non-ascii & unprintable characters
These non-ascii & unprintable characters aren't needed.
Change-Id: I129f729f66d6a692de729d76971f7deb7a19c254
Signed-off-by: Martin Roth <martinroth@google.com>
Reviewed-on: https://review.coreboot.org/15977
Tested-by: build bot (Jenkins)
Reviewed-by: Omar Pakker
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/northbridge/via/vx900/sata.c')
-rw-r--r-- | src/northbridge/via/vx900/sata.c | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/src/northbridge/via/vx900/sata.c b/src/northbridge/via/vx900/sata.c index 98e4bd2f00..e0a54bdaee 100644 --- a/src/northbridge/via/vx900/sata.c +++ b/src/northbridge/via/vx900/sata.c @@ -199,7 +199,7 @@ static void vx900_sata_init(device_t dev) /* Resend COMRESET When Recovering SATA Gen2 Device Error */ pci_mod_config8(dev, 0x62, 1 << 1, 1 << 7); - /* Fix "PMP Device Can’t Detect HDD Normally" (VIA Porting Guide) + /* Fix "PMP Device Can't Detect HDD Normally" (VIA Porting Guide) * SATA device detection will not work unless we clear these bits. * Without doing this, SeaBIOS (and potentially other payloads) will * timeout when detecting SATA devices */ @@ -211,8 +211,8 @@ static void vx900_sata_init(device_t dev) * reset and check the BSY bit of one port only, and the BSY bit of * other port would be 1, then it does another software reset * immediately and causes the system hang. - * This is because the first software reset doesn’t finish, and the - * state machine of the host controller conflicts, it can’t finish the + * This is because the first software reset doesn't finish, and the + * state machine of the host controller conflicts, it can't finish the * second one anymore. The BSY bit of slave port would be always 1 after * the second software reset issues. BIOS should set the following * bit to avoid this issue. */ |