diff options
| author | Krishna Prasad Bhat <krishna.p.bhat.d@intel.com> | 2019-03-28 21:51:58 +0530 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-04-01 07:52:50 +0000 |
| commit | dffa8d05e3694df9cce1ad1b201ea02528038695 (patch) | |
| tree | e4f80e2d7694c5e1950597a2ad55cf3349ba108c /src/northbridge/intel | |
| parent | 690d27faa7a415d16d63409f8d865b1417407a63 (diff) | |
soc/intel/cannonlake: Add FSP UPD to unlock GPIO pads in devicetree
FSP has a UPD to unlock all GPIO pads. This parameter is disabled by
default. Add a chip parameter so that GPIO pads can be unlocked on mainboard
level in devicetree and therefore this feature can be used if needed.
BUG=b:128686027
Change-Id: Iad9e8a209dc3f8ca0c994e8c1da329918409a1d4
Signed-off-by: Krishna Prasad Bhat <krishna.p.bhat.d@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32110
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/northbridge/intel')
0 files changed, 0 insertions, 0 deletions