diff options
author | Joseph Smith <joe@settoplinux.org> | 2008-05-15 13:44:33 +0000 |
---|---|---|
committer | Joseph Smith <joe@smittys.pointclark.net> | 2008-05-15 13:44:33 +0000 |
commit | da69582ce45d4302cb0265b56a65f0787603a29a (patch) | |
tree | e541227a18973adabbed22dc8b10092a634d3d39 /src/northbridge/intel | |
parent | e3da00de8d304e80fb32c0e66ce1c85e7fe4da93 (diff) |
This patch allows the RCA RM4100 to reboot. Upon rebooting in auto.c it detects if the memory is already initialized, if so it issues a hard reset through the southbridge.
Signed-off-by: Joseph Smith <joe@settoplinux.org>
Acked-by: Stefan Reinauer <stepan@coresystems.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3322 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/northbridge/intel')
-rw-r--r-- | src/northbridge/intel/i82830/memory_initialized.c | 30 |
1 files changed, 30 insertions, 0 deletions
diff --git a/src/northbridge/intel/i82830/memory_initialized.c b/src/northbridge/intel/i82830/memory_initialized.c new file mode 100644 index 0000000000..d67d9ff2e7 --- /dev/null +++ b/src/northbridge/intel/i82830/memory_initialized.c @@ -0,0 +1,30 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2008 Joseph Smith <joe@settoplinux.org> + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + + +#include "i82830.h" +#define NB_DEV PCI_DEV(0, 0, 0) + +static inline int memory_initialized(void) +{ + u32 drc; + drc = pci_read_config32(NB_DEV, DRC); + return (drc & (1<<29)); +} |