summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-06-15 06:15:46 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2016-06-17 00:22:10 +0200
commitd72cc4111b81497356b0cb5d4c305ae9e460a9b5 (patch)
treef27426f4bb9067d29426997089968b283c09d90a /src/northbridge/intel
parenta969ed34dbaebc595e298f60810669f0e8a3bcd2 (diff)
intel/model_206ax: Move platform specific defines
Change-Id: I3c517fc55dd333b1a457324f1d69aeb6f70acec2 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/15197 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: Raptor Engineering Automated Test Stand <noreply@raptorengineeringinc.com>
Diffstat (limited to 'src/northbridge/intel')
-rw-r--r--src/northbridge/intel/sandybridge/sandybridge.h6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/northbridge/intel/sandybridge/sandybridge.h b/src/northbridge/intel/sandybridge/sandybridge.h
index af5bd485e8..7b0efd1176 100644
--- a/src/northbridge/intel/sandybridge/sandybridge.h
+++ b/src/northbridge/intel/sandybridge/sandybridge.h
@@ -196,6 +196,12 @@
#define DMIDRCCFG 0xeb4 /* 32bit */
+/* Delegation of resume backup memory so we don't have to
+ * (slowly) handle backing up OS memory in romstage.c
+ */
+#define CBMEM_BOOT_MODE 0x610
+#define CBMEM_RESUME_BACKUP 0x614
+
#ifndef __ASSEMBLER__
static inline void barrier(void) { asm("" ::: "memory"); }