aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@google.com>2020-04-24 21:59:21 -0700
committerFurquan Shaikh <furquan@google.com>2020-04-28 19:50:26 +0000
commit7536a398e978aa8ddb0e5f2ae12bae73a708b68f (patch)
treeea6a86f305a7be6524b3470946f0f0726b055ade /src/northbridge/intel
parentec3dafd97ccdc4cd4b08476724f3f53a47fbdb7a (diff)
device: Constify struct device * parameter to acpi_fill_ssdt()
.acpi_fill_ssdt() does not need to modify the device structure. This change makes the struct device * parameter to acpi_fill_ssdt() as const. Change-Id: I110f4c67c3b6671c9ac0a82e02609902a8ee5d5c Signed-off-by: Furquan Shaikh <furquan@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40710 Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/northbridge/intel')
-rw-r--r--src/northbridge/intel/gm45/gma.c2
-rw-r--r--src/northbridge/intel/haswell/gma.c2
-rw-r--r--src/northbridge/intel/i945/gma.c2
-rw-r--r--src/northbridge/intel/ironlake/gma.c2
-rw-r--r--src/northbridge/intel/sandybridge/gma.c2
-rw-r--r--src/northbridge/intel/x4x/gma.c2
6 files changed, 6 insertions, 6 deletions
diff --git a/src/northbridge/intel/gm45/gma.c b/src/northbridge/intel/gm45/gma.c
index 93191148e8..8a38bdf4ea 100644
--- a/src/northbridge/intel/gm45/gma.c
+++ b/src/northbridge/intel/gm45/gma.c
@@ -208,7 +208,7 @@ static void gma_func0_init(struct device *dev)
intel_gma_restore_opregion();
}
-static void gma_generate_ssdt(struct device *device)
+static void gma_generate_ssdt(const struct device *device)
{
const struct northbridge_intel_gm45_config *chip = device->chip_info;
diff --git a/src/northbridge/intel/haswell/gma.c b/src/northbridge/intel/haswell/gma.c
index 1014ce527c..4d70d1a001 100644
--- a/src/northbridge/intel/haswell/gma.c
+++ b/src/northbridge/intel/haswell/gma.c
@@ -513,7 +513,7 @@ static void gma_func0_init(struct device *dev)
intel_gma_restore_opregion();
}
-static void gma_generate_ssdt(struct device *dev)
+static void gma_generate_ssdt(const struct device *dev)
{
const struct northbridge_intel_haswell_config *chip = dev->chip_info;
diff --git a/src/northbridge/intel/i945/gma.c b/src/northbridge/intel/i945/gma.c
index 98b8e8a45a..3259ac4dad 100644
--- a/src/northbridge/intel/i945/gma.c
+++ b/src/northbridge/intel/i945/gma.c
@@ -744,7 +744,7 @@ static void gma_func1_init(struct device *dev)
pci_write_config8(dev, 0xf4, 0xff);
}
-static void gma_generate_ssdt(struct device *device)
+static void gma_generate_ssdt(const struct device *device)
{
const struct northbridge_intel_i945_config *chip = device->chip_info;
diff --git a/src/northbridge/intel/ironlake/gma.c b/src/northbridge/intel/ironlake/gma.c
index d0f6bde948..2521105920 100644
--- a/src/northbridge/intel/ironlake/gma.c
+++ b/src/northbridge/intel/ironlake/gma.c
@@ -203,7 +203,7 @@ static void gma_read_resources(struct device *dev)
res->size = (resource_t) 0x10000000;
}
-static void gma_generate_ssdt(struct device *device)
+static void gma_generate_ssdt(const struct device *device)
{
const struct northbridge_intel_ironlake_config *chip = device->chip_info;
diff --git a/src/northbridge/intel/sandybridge/gma.c b/src/northbridge/intel/sandybridge/gma.c
index ad94e067c4..bb099f0663 100644
--- a/src/northbridge/intel/sandybridge/gma.c
+++ b/src/northbridge/intel/sandybridge/gma.c
@@ -640,7 +640,7 @@ static void gma_func0_init(struct device *dev)
intel_gma_restore_opregion();
}
-static void gma_generate_ssdt(struct device *device)
+static void gma_generate_ssdt(const struct device *device)
{
const struct northbridge_intel_sandybridge_config *chip = device->chip_info;
diff --git a/src/northbridge/intel/x4x/gma.c b/src/northbridge/intel/x4x/gma.c
index c1b7837f0d..03d72649aa 100644
--- a/src/northbridge/intel/x4x/gma.c
+++ b/src/northbridge/intel/x4x/gma.c
@@ -80,7 +80,7 @@ static void gma_func0_disable(struct device *dev)
pci_write_config16(dev_host, D0F0_GGC, ggc);
}
-static void gma_generate_ssdt(struct device *device)
+static void gma_generate_ssdt(const struct device *device)
{
const struct northbridge_intel_x4x_config *chip = device->chip_info;