diff options
| author | Damien Zammit <damien@zamaudio.com> | 2016-05-21 01:56:01 +1000 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2016-05-31 20:02:09 +0200 |
| commit | a090ae04c285c4086973e826a36fe87dfeb74d9e (patch) | |
| tree | 94c602c9eb872d9e153705a144f0f30b7b8d8fe7 /src/northbridge/intel/x4x/Makefile.inc | |
| parent | 2b2f465fcb1afe4960c613b8ca91e868c64592d4 (diff) | |
nb/intel/x4x: Add DMI/EP init
The values were obtained from vendor bios at runtime.
I am not 100% sure of the sequence required to initiate them,
but guessed from the gm45 code. There may be some status bytes
needed to be polled during the sequence that is missing,
but as I don't have bios writer's datasheet it's very hard
for me to know.
Change-Id: Idd205e0bab5f75e01c6e3a5dc320c08639f52db8
Signed-off-by: Damien Zammit <damien@zamaudio.com>
Reviewed-on: https://review.coreboot.org/14925
Tested-by: build bot (Jenkins)
Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/northbridge/intel/x4x/Makefile.inc')
| -rw-r--r-- | src/northbridge/intel/x4x/Makefile.inc | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/northbridge/intel/x4x/Makefile.inc b/src/northbridge/intel/x4x/Makefile.inc index 34d9b0fdd7..3520944ea2 100644 --- a/src/northbridge/intel/x4x/Makefile.inc +++ b/src/northbridge/intel/x4x/Makefile.inc @@ -20,6 +20,7 @@ romstage-y += early_init.c romstage-y += raminit.c romstage-y += raminit_ddr2.c romstage-y += ram_calc.c +romstage-y += pcie.c ramstage-y += acpi.c ramstage-y += ram_calc.c |