aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/sandybridge.h
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-12-07 13:15:23 +0100
committerFelix Held <felix-coreboot@felixheld.de>2020-12-25 21:41:55 +0000
commit47a80a045d2f21c6e6857a9380538c086b99c876 (patch)
tree0331c79ed8e869a27907739a159dbd4476372120 /src/northbridge/intel/sandybridge/sandybridge.h
parent5db1b15147ee1221cebd49455369713c0fd29b4a (diff)
nb/intel/sandybridge: Move steppings to CPU header
The steppings correspond to the CPUID bits 3:0, so move them to the CPU scope, and include the CPU header from files using the stepping macros. Change-Id: Idf8fba4911f98953bb909777aea57295774d8400 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48409 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/northbridge/intel/sandybridge/sandybridge.h')
-rw-r--r--src/northbridge/intel/sandybridge/sandybridge.h12
1 files changed, 0 insertions, 12 deletions
diff --git a/src/northbridge/intel/sandybridge/sandybridge.h b/src/northbridge/intel/sandybridge/sandybridge.h
index e5f2132ab8..235ca0e194 100644
--- a/src/northbridge/intel/sandybridge/sandybridge.h
+++ b/src/northbridge/intel/sandybridge/sandybridge.h
@@ -8,18 +8,6 @@
#define BASE_REV_IVB 0x50
#define BASE_REV_MASK 0x50
-/* SandyBridge CPU stepping */
-#define SNB_STEP_D0 5 /* Also J0 */
-#define SNB_STEP_D1 6
-#define SNB_STEP_D2 7 /* Also J1/Q0 */
-
-/* IvyBridge CPU stepping */
-#define IVB_STEP_A0 0
-#define IVB_STEP_B0 2
-#define IVB_STEP_C0 4
-#define IVB_STEP_K0 5
-#define IVB_STEP_D0 6
-
#include "memmap.h"
/* Everything below this line is ignored in the DSDT */