summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/pcie_config.c
diff options
context:
space:
mode:
authorRonald G. Minnich <rminnich@gmail.com>2013-02-26 10:07:40 -0800
committerRonald G. Minnich <rminnich@gmail.com>2013-03-15 20:21:51 +0100
commit69efaa0388c2989cd224821adb07715d64623953 (patch)
treeff5648065eee9274931a27d5ab0dbc038777b900 /src/northbridge/intel/sandybridge/pcie_config.c
parent26855fc70b05cf0294cbe3d5f2195bfb95806780 (diff)
Google Link: Add remaining code to support native graphics
The Link native graphics commit 49428d84 [1] Add support for Google's Chromebook Pixel was missing some of the higher level bits, and hence could not be used. This is not new code -- it has been working since last August -- so the effort now is to get it into the tree and structure it in a way compatible with upstream coreboot. 1. Add options to src/device/Kconfig to enable native graphics. 2. Export the MTRR function for setting variable MTRRs. 3. Clean up some of the comments and white space. While I realize that the product name is Pixel, the mainboard in the coreboot tree is called Link, and that name is what we will use in our commits. [1] http://review.coreboot.org/2482 Change-Id: Ie4db21f245cf5062fe3a8ee913d05dd79030e3e8 Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Reviewed-on: http://review.coreboot.org/2531 Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/northbridge/intel/sandybridge/pcie_config.c')
0 files changed, 0 insertions, 0 deletions