summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/common.c
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-03-23 22:51:05 +0100
committerPatrick Georgi <pgeorgi@google.com>2020-03-26 09:39:04 +0000
commit29f391ec8f37e3e7d838bf2d16a4ba190062f1dc (patch)
tree059564cac8950cc8cf5953f7f0d3eb9e7971ac47 /src/northbridge/intel/sandybridge/common.c
parenta6c8b4becbd12fe6043557ca1e398c1a7c691007 (diff)
nb/intel/sandybridge: Add print for PLL_REF100_CFG
This field can take eight different values, depending on the maximum supported speed for the memory when using the 100 MHz reference clock. Change-Id: I8f2f04f9444831319d4f7bf0d246d01030b6f864 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39788 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/northbridge/intel/sandybridge/common.c')
0 files changed, 0 insertions, 0 deletions