aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/pineview/early_init.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-07-15 13:51:22 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2016-07-15 16:57:46 +0200
commit32a38ee85b96f71c74996ec4550169196c64d3ab (patch)
treeb16b4d887628b2d23afdbdc2a5efd761826f69be /src/northbridge/intel/pineview/early_init.c
parentcbb23af2da23f4dab63ffdc89343189bc4fb9680 (diff)
intel/pineview: Do not use scratchpad register for ACPI S3
If S3 support was implemented for this platform later on, use romstage handoff structure instead. Change-Id: Ib0cf3ad41753baee26354c5ed19294048e7fb533 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/15715 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Damien Zammit <damien@zamaudio.com>
Diffstat (limited to 'src/northbridge/intel/pineview/early_init.c')
-rw-r--r--src/northbridge/intel/pineview/early_init.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/northbridge/intel/pineview/early_init.c b/src/northbridge/intel/pineview/early_init.c
index 4e968c2038..842ffa1e7a 100644
--- a/src/northbridge/intel/pineview/early_init.c
+++ b/src/northbridge/intel/pineview/early_init.c
@@ -206,7 +206,6 @@ static void pineview_setup_bars(void)
pci_write_config8(D0F0, PAM5, 0x33);
pci_write_config8(D0F0, PAM6, 0x33);
- pci_write_config32(D0F0, SKPAD, SKPAD_NORMAL_BOOT_MAGIC);
printk(BIOS_DEBUG, " done.\n");
}