aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/pineview/acpi.c
diff options
context:
space:
mode:
authorDamien Zammit <damien@zamaudio.com>2015-11-14 00:59:21 +1100
committerStefan Reinauer <stefan.reinauer@coreboot.org>2015-12-02 00:26:36 +0100
commitf7060f1d0f72bab5b349846bc97784895643cf50 (patch)
tree574f7009570b404134446221fda5c82f2717bd14 /src/northbridge/intel/pineview/acpi.c
parent1a38374535df694a1a63d1f198d9828249019390 (diff)
northbridge/intel/pineview: Add remaining boilerplate code for northbridge
This patch does *not* include native raminit Change-Id: I3fb8146ef7fe2ad27c167ecd2fb0fd629f051cc1 Signed-off-by: Damien Zammit <damien@zamaudio.com> Reviewed-on: https://review.coreboot.org/12430 Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/northbridge/intel/pineview/acpi.c')
-rw-r--r--src/northbridge/intel/pineview/acpi.c34
1 files changed, 3 insertions, 31 deletions
diff --git a/src/northbridge/intel/pineview/acpi.c b/src/northbridge/intel/pineview/acpi.c
index f29d235b20..9dd8e311be 100644
--- a/src/northbridge/intel/pineview/acpi.c
+++ b/src/northbridge/intel/pineview/acpi.c
@@ -24,42 +24,14 @@
unsigned long acpi_fill_mcfg(unsigned long current)
{
- device_t dev;
+ u32 length = 0;
u32 pciexbar = 0;
- u32 pciexbar_reg;
- u32 reg32;
int max_buses;
- const struct {
- u16 num_buses;
- u32 addr_mask;
- } busmask[] = {
- {256, 0xff000000},
- {128, 0xf8000000},
- {64, 0xfc000000},
- {0, 0},
- };
- dev = dev_find_slot(0, PCI_DEVFN(0,0));
- if (!dev)
+ if (!decode_pciebar(&pciexbar, &length))
return current;
- pciexbar_reg = pci_read_config32(dev, PCIEXBAR);
-
- // MMCFG not supported or not enabled.
- if (!(pciexbar_reg & (1 << 0))) {
- printk(BIOS_WARNING, "WARNING: MMCONF not set\n");
- return current;
- }
-
- reg32 = (pciexbar_reg >> 1) & 3;
- pciexbar = pciexbar_reg & busmask[reg32].addr_mask;
- max_buses = busmask[reg32].num_buses;
-
- if (!pciexbar) {
- printk(BIOS_WARNING, "WARNING: pciexbar invalid\n");
- return current;
- }
-
+ max_buses = length >> 20;
current += acpi_create_mcfg_mmconfig((acpi_mcfg_mmconfig_t *) current,
pciexbar, 0x0, 0x0, max_buses - 1);