summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/haswell/pei_data.h
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2020-07-29 13:54:22 -0600
committerAaron Durbin <adurbin@chromium.org>2020-07-30 20:05:55 +0000
commit80e2dd88542581fe637b3ee7825bfe4c65811bba (patch)
treebf091e007ec8db33b03f2da5b7245aad703959f3 /src/northbridge/intel/haswell/pei_data.h
parent821b1e2f28b875f353b30bcd6b286d3eeae85c7b (diff)
mb/google/zork: remove indirection for dxio lane configuration
There was a mix of open coding DXIO logical lane numbers and clkreq pins. And there are separate macros depending on the baseboard as well as processor type. Remove the indirection and supply the values directly in the descriptors. BUG=b:162423378 Change-Id: I779cb0a514e3b668265e6039d6e7e7bd0f3d49ed Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44029 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/northbridge/intel/haswell/pei_data.h')
0 files changed, 0 insertions, 0 deletions