aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/gm45
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2019-04-12 14:39:42 +0530
committerSubrata Banik <subrata.banik@intel.com>2019-04-16 02:14:38 +0000
commit41dad286d846819242a84fc65faed2bbb35845ac (patch)
treea3fc3a3202afb340cde6475a473cc19876d25eb9 /src/northbridge/intel/gm45
parent79f92910ebb1a281b87cd2586cff9c5d06478d6c (diff)
soc/intel/cannonlake: Enable coreboot MP PPI service for WHL/CML
This patch performs MP initialization by FSP using coreboot MP PPI service. BUG=b:74436746 TEST=Able to perform MP initialization on WHL and CML platform. Change-Id: I530d50e5aacc3cb9b625df14a50d4c5923e3fb4d Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32301 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Maulik V Vaghela <maulik.v.vaghela@intel.com>
Diffstat (limited to 'src/northbridge/intel/gm45')
0 files changed, 0 insertions, 0 deletions