diff options
author | Arthur Heymans <arthur@aheymans.xyz> | 2018-11-27 14:06:21 +0100 |
---|---|---|
committer | Arthur Heymans <arthur@aheymans.xyz> | 2018-12-03 10:16:18 +0000 |
commit | 009518e79b9b3a7d756243dd6ca1b6789de1430a (patch) | |
tree | 1d3096e2a4a780367a6de1798319fada8e0987b7 /src/northbridge/intel/gm45/gm45.h | |
parent | 66c22508c7ad0147a275b681db9133ff590a14b0 (diff) |
nb/intel/gm45: Correctly cache TSEG
Change-Id: I6a8752da9f92b90a2cb2cca5ebf28e2bc5a9c9a8
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/29866
Reviewed-by: Nico Huber <nico.h@gmx.de>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/northbridge/intel/gm45/gm45.h')
-rw-r--r-- | src/northbridge/intel/gm45/gm45.h | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/src/northbridge/intel/gm45/gm45.h b/src/northbridge/intel/gm45/gm45.h index 95863d93d2..5373e5e733 100644 --- a/src/northbridge/intel/gm45/gm45.h +++ b/src/northbridge/intel/gm45/gm45.h @@ -434,7 +434,6 @@ void gm45_late_init(stepping_t); u32 decode_igd_memory_size(u32 gms); u32 decode_igd_gtt_size(u32 gsm); u32 decode_tseg_size(u8 esmramc); -uintptr_t smm_region_start(void); void init_iommu(void); |