aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/e7505/Makefile.inc
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2018-06-01 06:32:20 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2018-06-02 22:00:01 +0000
commit3e893bbed55f678155dfb58750376ad60a85e119 (patch)
tree4fdd562fe26820b8a75783ddc5479f866312cdf7 /src/northbridge/intel/e7505/Makefile.inc
parent6a8ce0d250f4dbaa2f253e566cf76e20f753d131 (diff)
intel/socket_mPGA604 intel/e7505: Switch to POSTCAR_STAGE
Change-Id: Ie522e8fda1d6e80cc45c990ff19a5050165d8030 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/26748 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/northbridge/intel/e7505/Makefile.inc')
-rw-r--r--src/northbridge/intel/e7505/Makefile.inc2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/northbridge/intel/e7505/Makefile.inc b/src/northbridge/intel/e7505/Makefile.inc
index 57c870fde4..7f7c5e40aa 100644
--- a/src/northbridge/intel/e7505/Makefile.inc
+++ b/src/northbridge/intel/e7505/Makefile.inc
@@ -6,4 +6,6 @@ ramstage-y += memmap.c
romstage-y += raminit.c
romstage-y += debug.c
romstage-y += memmap.c
+
+postcar-y += memmap.c
endif