aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/amd/pi/00630F01/chip.h
diff options
context:
space:
mode:
authorBruce Griffith <Bruce.Griffith@se-eng.com>2014-10-22 03:33:49 -0600
committerDave Frodin <dave.frodin@se-eng.com>2015-03-10 16:43:23 +0100
commit006364eeddf763cddc5f63e738dadc52355bbe9a (patch)
tree0e3f1aee2d498fc78711ecff11a8ff0a666e6d79 /src/northbridge/amd/pi/00630F01/chip.h
parent1a7da5c3ee4e2492dd021cefdcc72ab17c85f164 (diff)
AMD Bald Eagle: Add northbridge files for new AMD processor
Also fix a typo in a config option for SteppeEagle. Change-Id: Iad51cc917217aa0eac751dc805c304652d20e066 Signed-off-by: Bruce Griffith <Bruce.Griffith@se-eng.com> Signed-off-by: Dave Frodin <dave.frodin@se-eng.com> Reviewed-on: http://review.coreboot.org/7247 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc.jones@se-eng.com>
Diffstat (limited to 'src/northbridge/amd/pi/00630F01/chip.h')
-rw-r--r--src/northbridge/amd/pi/00630F01/chip.h28
1 files changed, 28 insertions, 0 deletions
diff --git a/src/northbridge/amd/pi/00630F01/chip.h b/src/northbridge/amd/pi/00630F01/chip.h
new file mode 100644
index 0000000000..5ddd5b9296
--- /dev/null
+++ b/src/northbridge/amd/pi/00630F01/chip.h
@@ -0,0 +1,28 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2013 Sage Electronic Engineering, LLC
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef _AGESA_00630F01_CHIP_H_
+#define _AGESA_00630F01_CHIP_H_
+
+struct northbridge_amd_pi_00630F01_config
+{
+ u8 spdAddrLookup[1][2][2];
+};
+
+#endif