summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-01-01 19:19:47 +0100
committerNico Huber <nico.h@gmx.de>2020-01-10 10:17:28 +0000
commitd2f3afcc17df44589bd1f8b09e5c3a33edf64982 (patch)
treed8572bdbd54147f18b03434795aa93b3ebaac395 /src/mainboard
parent7a61c6c398621d73448770414cc22fbdba756593 (diff)
mb/asus/p5qc/devicetree.cb: Do minor cosmetic fixes
Use lowercase for hex constants and align some comments. Change-Id: I418ed29dfbc90feb591a2b30e994d9b3e6176f86 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38068 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/asus/p5qc/variants/p5q_pro/devicetree.cb14
-rw-r--r--src/mainboard/asus/p5qc/variants/p5qc/devicetree.cb14
-rw-r--r--src/mainboard/asus/p5qc/variants/p5ql_pro/devicetree.cb6
3 files changed, 17 insertions, 17 deletions
diff --git a/src/mainboard/asus/p5qc/variants/p5q_pro/devicetree.cb b/src/mainboard/asus/p5qc/variants/p5q_pro/devicetree.cb
index fb818ffa7f..e2340b9f03 100644
--- a/src/mainboard/asus/p5qc/variants/p5q_pro/devicetree.cb
+++ b/src/mainboard/asus/p5qc/variants/p5q_pro/devicetree.cb
@@ -20,15 +20,15 @@ chip northbridge/intel/x4x # Northbridge
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
- chip cpu/intel/model_1067x # CPU
- device lapic 0xACAC off end
+ chip cpu/intel/model_1067x # CPU
+ device lapic 0xacac off end
end
end
device domain 0 on # PCI domain
- device pci 0.0 on end # Host Bridge
- device pci 1.0 on end # PEG
- device pci 2.0 off end # Integrated graphics controller
- device pci 2.1 off end # Integrated graphics controller 2
+ device pci 0.0 on end # Host Bridge
+ device pci 1.0 on end # PEG
+ device pci 2.0 off end # Integrated graphics controller
+ device pci 2.1 off end # Integrated graphics controller 2
device pci 3.0 off end # ME
device pci 3.1 off end # ME
device pci 3.2 off end # ME
@@ -43,7 +43,7 @@ chip northbridge/intel/x4x # Northbridge
register "sata_traffic_monitor" = "0"
# Enable PCIe ports 0,2,3 as slots.
- register "pcie_slot_implemented" = "0x31"
+ register "pcie_slot_implemented" = "0x31"
register "gen1_dec" = "0x00000295"
register "gen2_dec" = "0x001c4701"
diff --git a/src/mainboard/asus/p5qc/variants/p5qc/devicetree.cb b/src/mainboard/asus/p5qc/variants/p5qc/devicetree.cb
index d89f5cc645..ebaaecaad2 100644
--- a/src/mainboard/asus/p5qc/variants/p5qc/devicetree.cb
+++ b/src/mainboard/asus/p5qc/variants/p5qc/devicetree.cb
@@ -20,15 +20,15 @@ chip northbridge/intel/x4x # Northbridge
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
- chip cpu/intel/model_1067x # CPU
- device lapic 0xACAC off end
+ chip cpu/intel/model_1067x # CPU
+ device lapic 0xacac off end
end
end
device domain 0 on # PCI domain
- device pci 0.0 on end # Host Bridge
- device pci 1.0 on end # PEG
- device pci 2.0 off end # Integrated graphics controller
- device pci 2.1 off end # Integrated graphics controller 2
+ device pci 0.0 on end # Host Bridge
+ device pci 1.0 on end # PEG
+ device pci 2.0 off end # Integrated graphics controller
+ device pci 2.1 off end # Integrated graphics controller 2
device pci 3.0 off end # ME
device pci 3.1 off end # ME
device pci 3.2 off end # ME
@@ -43,7 +43,7 @@ chip northbridge/intel/x4x # Northbridge
register "sata_traffic_monitor" = "0"
# Enable PCIe ports 0,2,3 as slots.
- register "pcie_slot_implemented" = "0x31"
+ register "pcie_slot_implemented" = "0x31"
register "gen1_dec" = "0x00000295"
register "gen2_dec" = "0x001c4701"
diff --git a/src/mainboard/asus/p5qc/variants/p5ql_pro/devicetree.cb b/src/mainboard/asus/p5qc/variants/p5ql_pro/devicetree.cb
index 0428b50e9a..4e27b467d9 100644
--- a/src/mainboard/asus/p5qc/variants/p5ql_pro/devicetree.cb
+++ b/src/mainboard/asus/p5qc/variants/p5ql_pro/devicetree.cb
@@ -20,8 +20,8 @@ chip northbridge/intel/x4x # Northbridge
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
- chip cpu/intel/model_1067x # CPU
- device lapic 0xACAC off end
+ chip cpu/intel/model_1067x # CPU
+ device lapic 0xacac off end
end
end
device domain 0 on # PCI domain
@@ -43,7 +43,7 @@ chip northbridge/intel/x4x # Northbridge
register "sata_traffic_monitor" = "0"
# Enable PCIe ports 0,2,3 as slots.
- register "pcie_slot_implemented" = "0x31"
+ register "pcie_slot_implemented" = "0x31"
register "gen1_dec" = "0x00000295"
register "gen2_dec" = "0x001c4701"