summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorDaisuke Nojiri <dnojiri@chromium.org>2015-03-02 14:38:37 -0800
committerPatrick Georgi <pgeorgi@google.com>2015-04-22 08:40:12 +0200
commit99d39565da77056699ea011e82483092ec650153 (patch)
treeeaf8fc42202a1fe11034867fd9faea789565f494 /src/mainboard
parentd5f551a82a5d6f5c54798094c00ad606ca9d6807 (diff)
google/purin: add DMA coherent region
BUG=none BRANCH=broadcom-firmware TEST=boot to depthcharge Change-Id: Id10437c12e219e07121395abd442d53b3b56c7be Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: f33e9218ca8df1d149761c09253c30837b607433 Original-Signed-off-by: Daisuke Nojiri <dnojiri@chromium.org> Original-Reviewed-on: https://chrome-internal-review.googlesource.com/204757 Original-Reviewed-by: Julius Werner <jwerner@chromium.org> Original-Commit-Queue: Daisuke Nojiri <dnojiri@google.com> Original-Tested-by: Daisuke Nojiri <dnojiri@google.com> Original-Change-Id: I93def9c326cc8b4fea69078987bddf09d9f2a797 Original-Reviewed-on: https://chromium-review.googlesource.com/256417 Reviewed-on: http://review.coreboot.org/9854 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/google/purin/Kconfig6
-rw-r--r--src/mainboard/google/purin/mainboard.c8
2 files changed, 9 insertions, 5 deletions
diff --git a/src/mainboard/google/purin/Kconfig b/src/mainboard/google/purin/Kconfig
index b9d73f0331..0d1965f9dc 100644
--- a/src/mainboard/google/purin/Kconfig
+++ b/src/mainboard/google/purin/Kconfig
@@ -45,16 +45,12 @@ config MAINBOARD_VENDOR
string
default "Google"
-config VBOOT_RAMSTAGE_INDEX
- hex
- default 0x3
-
config BOOT_MEDIA_SPI_BUS
int
default 0
config DRAM_SIZE_MB
int
- default 1024
+ default 256
endif # BOARD_GOOGLE_PURIN
diff --git a/src/mainboard/google/purin/mainboard.c b/src/mainboard/google/purin/mainboard.c
index 319cb29273..52f86d8263 100644
--- a/src/mainboard/google/purin/mainboard.c
+++ b/src/mainboard/google/purin/mainboard.c
@@ -19,6 +19,7 @@
#include <device/device.h>
#include <boot/coreboot_tables.h>
+#include <symbols.h>
static void mainboard_init(device_t dev)
{
@@ -35,4 +36,11 @@ struct chip_operations mainboard_ops = {
void lb_board(struct lb_header *header)
{
+ struct lb_range *dma;
+
+ dma = (struct lb_range *)lb_new_record(header);
+ dma->tag = LB_TAB_DMA;
+ dma->size = sizeof(*dma);
+ dma->range_start = (uintptr_t)_dma_coherent;
+ dma->range_size = _dma_coherent_size;
}