diff options
| author | Brandon Breitenstein <brandon.breitenstein@intel.com> | 2020-05-19 13:57:24 -0700 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2020-07-12 19:38:03 +0000 |
| commit | 478d47f7772a888e80e4e7381c4d4dfa8e861038 (patch) | |
| tree | e2b7a9eb30f130738a8fcd4590d1d87165b75749 /src/mainboard | |
| parent | dbf6f688aaf43a406aa41b717d944b655c228fcf (diff) | |
mb/intel/tglrvp: Enable PCIEXP_HOTPLUG for TCSS TBT/USB4
This change enables PCIEXP_HOTPLUG to support resource allocation for
TCSS TBT/USB4.
BUG=b:149186922
Change-Id: Id3066204c8a780ade251c7be4052a60a861e43db
Signed-off-by: Brandon Breitenstein <brandon.breitenstein@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/41543
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com>
Diffstat (limited to 'src/mainboard')
| -rw-r--r-- | src/mainboard/intel/tglrvp/Kconfig | 13 |
1 files changed, 13 insertions, 0 deletions
diff --git a/src/mainboard/intel/tglrvp/Kconfig b/src/mainboard/intel/tglrvp/Kconfig index 8277875e33..867c88eb14 100644 --- a/src/mainboard/intel/tglrvp/Kconfig +++ b/src/mainboard/intel/tglrvp/Kconfig @@ -17,6 +17,7 @@ config BOARD_SPECIFIC_OPTIONS select INTEL_LPSS_UART_FOR_CONSOLE select DRIVERS_INTEL_ISH select EC_ACPI + select PCIEXP_HOTPLUG config CHROMEOS bool @@ -55,6 +56,18 @@ config MAX_CPUS int default 8 +config PCIEXP_HOTPLUG_BUSES + int + default 42 + +config PCIEXP_HOTPLUG_MEM + hex + default 0xc200000 # 194 MiB + +config PCIEXP_HOTPLUG_PREFETCH_MEM + hex + default 0x1c00000 # 448 MiB + config DEVICETREE string default "variants/\$(CONFIG_VARIANT_DIR)/devicetree.cb" |