summaryrefslogtreecommitdiff
path: root/src/mainboard/system76/oryp6/acpi/gpe.asl
diff options
context:
space:
mode:
authorTim Crawford <tcrawford@system76.com>2021-03-31 19:25:14 -0600
committerPatrick Georgi <pgeorgi@google.com>2021-04-26 20:45:50 +0000
commit109c4d05d6495dd3a6c480b1ccbd3183109eb63e (patch)
tree45336c11fd360209a73ed38150a7603a9035208b /src/mainboard/system76/oryp6/acpi/gpe.asl
parenta8753e9cbbfc38516b68eab14b806c441c6276b9 (diff)
mb/system76/oryp6: Add System76 Oryx Pro 6
https://tech-docs.system76.com/models/oryp6/README.html Tested with TianoCore (UefiPayloadPkg). Working: - PS/2 keyboard, touchpad - Both DIMM slots - M.2 NVMe - M.2 SATA - MicroSD card slot - All USB ports - Integrated graphics using Intel GOP driver - Webcam - Ethernet - Internal microphone - Combined headphone + mic 3.5mm jack - Combined microphone + S/PDIF 3.5mm jack - Booting to Ubuntu Linux 20.10 and Windows 10 - Flashing with flashrom Not working: - S3 suspend/resume: System hangs on wake from S3 - Discrete/Hybrid graphics: Requires a new driver - Internal speakers: Enabled in separate patch Not tested: - Thunderbolt functionality - S/PDIF output Change-Id: If017d65ca6cb36fe1f631d4dadd050a1547c93fa Signed-off-by: Jeremy Soller <jeremy@system76.com> Signed-off-by: Tim Crawford <tcrawford@system76.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/47768 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/system76/oryp6/acpi/gpe.asl')
-rw-r--r--src/mainboard/system76/oryp6/acpi/gpe.asl11
1 files changed, 11 insertions, 0 deletions
diff --git a/src/mainboard/system76/oryp6/acpi/gpe.asl b/src/mainboard/system76/oryp6/acpi/gpe.asl
new file mode 100644
index 0000000000..7ef9a989c0
--- /dev/null
+++ b/src/mainboard/system76/oryp6/acpi/gpe.asl
@@ -0,0 +1,11 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+// GPP_K6 SCI
+Method (_L06, 0, Serialized) {
+ Debug = Concatenate("GPE _L06: ", ToHexString(\_SB.PCI0.LPCB.EC0.WFNO))
+ If (\_SB.PCI0.LPCB.EC0.ECOK) {
+ If (\_SB.PCI0.LPCB.EC0.WFNO == 1) {
+ Notify(\_SB.LID0, 0x80)
+ }
+ }
+}