summaryrefslogtreecommitdiff
path: root/src/mainboard/starlabs/starbook/variants/cml/devicetree.cb
diff options
context:
space:
mode:
authorSean Rhodes <sean@starlabs.systems>2024-10-03 11:12:54 +0100
committerSean Rhodes <sean@starlabs.systems>2024-10-11 11:27:18 +0000
commit68f33d228ef2a79878042b7d62db63f73fa77561 (patch)
treef9572ffb2a2002b363a6d667cdf9dcce11f4a025 /src/mainboard/starlabs/starbook/variants/cml/devicetree.cb
parent29b5f1ddcb164bff639ffb631095ab26013284d7 (diff)
mb/starlabs/*: Enhance USB configuration and comments
Some boards use hubs for devices, so correct the ACPI configuration for these ports. Also, add more information to the comments for the ports. Change-Id: I8472130aba8e777557cf68280fa0058dbeb77df9 Signed-off-by: Sean Rhodes <sean@starlabs.systems> Reviewed-on: https://review.coreboot.org/c/coreboot/+/84650 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Maxim Polyakov <max.senia.poliak@gmail.com>
Diffstat (limited to 'src/mainboard/starlabs/starbook/variants/cml/devicetree.cb')
-rw-r--r--src/mainboard/starlabs/starbook/variants/cml/devicetree.cb6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/mainboard/starlabs/starbook/variants/cml/devicetree.cb b/src/mainboard/starlabs/starbook/variants/cml/devicetree.cb
index af7e18f610..d9c3285e04 100644
--- a/src/mainboard/starlabs/starbook/variants/cml/devicetree.cb
+++ b/src/mainboard/starlabs/starbook/variants/cml/devicetree.cb
@@ -38,18 +38,18 @@ chip soc/intel/cannonlake
device domain 0 on
device ref igpu on end
device ref xhci on
- # Motherboard USB Type C
+ # Motherboard USB 3.0 Type-C
register "usb2_ports[0]" = "USB2_PORT_TYPE_C(OC_SKIP)"
register "usb3_ports[0]" = "USB3_PORT_DEFAULT(OC_SKIP)"
- # Motherboard USB 3.0
+ # Motherboard USB 3.0 Type-A
register "usb2_ports[1]" = "USB2_PORT_MID(OC_SKIP)"
register "usb3_ports[1]" = "USB3_PORT_DEFAULT(OC_SKIP)"
# Daughterboard SD Card
register "usb2_ports[3]" = "USB2_PORT_MID(OC_SKIP)"
- # Daughterboard USB 3.0
+ # Daughterboard USB 3.0 Type-A
register "usb2_ports[5]" = "USB2_PORT_MID(OC_SKIP)"
register "usb3_ports[2]" = "USB3_PORT_DEFAULT(OC_SKIP)"