summaryrefslogtreecommitdiff
path: root/src/mainboard/razer/blade_stealth_kbl
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2020-07-29 23:20:52 +0200
committerMichael Niewöhner <c0d3z3r0@review.coreboot.org>2020-08-08 16:32:41 +0000
commite21866781f73dfa468ce5da3db7e86b39e2bb4d8 (patch)
treeca9d46e122f902965f9f168df6db8d7b5b838f06 /src/mainboard/razer/blade_stealth_kbl
parent4d5c4e069cb99e715d04bf238e406a008f16707d (diff)
soc/intel/skylake: Enable CIO depending on devicetree configuration
Currently, CIO gets enabled by the option Cio2Enable, but this duplicates the devicetree on/off options. Therefore, depend on the devicetree for the enablement of the CIO controller. All corresponding mainboards were checked if the devicetree configuration matches the Cio2Enable setting, and missing entries were added. Change-Id: I65e2cceb65add66e3cb3de7071b1a3cc967ab291 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44032 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Michael Niewöhner Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/razer/blade_stealth_kbl')
-rw-r--r--src/mainboard/razer/blade_stealth_kbl/devicetree.cb2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/razer/blade_stealth_kbl/devicetree.cb b/src/mainboard/razer/blade_stealth_kbl/devicetree.cb
index 6217de5097..edf13335a2 100644
--- a/src/mainboard/razer/blade_stealth_kbl/devicetree.cb
+++ b/src/mainboard/razer/blade_stealth_kbl/devicetree.cb
@@ -35,7 +35,6 @@ chip soc/intel/skylake
register "DspEnable" = "0"
register "IoBufferOwnership" = "0"
register "SsicPortEnable" = "0"
- register "Cio2Enable" = "0"
register "ScsEmmcHs400Enabled" = "0"
register "PttSwitch" = "0"
register "SkipExtGfxScan" = "1"
@@ -192,6 +191,7 @@ chip soc/intel/skylake
device pci 14.0 on end # USB xHCI
device pci 14.1 off end # USB xDCI (OTG)
device pci 14.2 on end # Thermal Subsystem
+ device pci 14.3 off end # Camera
device pci 15.0 on end # I2C Controller #0
device pci 15.1 on
chip drivers/i2c/hid