summaryrefslogtreecommitdiff
path: root/src/mainboard/purism/librem_jsl
diff options
context:
space:
mode:
authorElyes Haouas <ehaouas@noos.fr>2024-08-31 10:57:18 +0200
committerElyes Haouas <ehaouas@noos.fr>2024-09-01 04:58:51 +0000
commitb1ae6ca7ef8b848e53577cb9da46c19d2d5886a8 (patch)
tree8900b50b15d8934d7a1d8efc711ca8e7498ffe0d /src/mainboard/purism/librem_jsl
parentf3d54feef4c700991dd11b012f810162c5b6b06a (diff)
tree: Use boolean for s0ix_enable
Change-Id: Id0ab5e641684e03da555a127808c0def5a53cbe6 Signed-off-by: Elyes Haouas <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/84159 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/purism/librem_jsl')
-rw-r--r--src/mainboard/purism/librem_jsl/devicetree.cb2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/purism/librem_jsl/devicetree.cb b/src/mainboard/purism/librem_jsl/devicetree.cb
index f8e494a53b..c00404dff5 100644
--- a/src/mainboard/purism/librem_jsl/devicetree.cb
+++ b/src/mainboard/purism/librem_jsl/devicetree.cb
@@ -1,7 +1,7 @@
chip soc/intel/jasperlake
register "eist_enable" = "true"
- register "s0ix_enable" = "0"
+ register "s0ix_enable" = "false"
register "SaGv" = "SaGv_Enabled"