summaryrefslogtreecommitdiff
path: root/src/mainboard/portwell
diff options
context:
space:
mode:
authorAlan Huang <alan-huang@quanta.corp-partner.google.com>2021-10-05 18:09:53 +0800
committerTim Wawrzynczak <twawrzynczak@chromium.org>2021-10-13 21:21:43 +0000
commit07bf6ff781193081e45e2920682ea2cf08e69cc6 (patch)
tree23914819f71861486decdc59fe960158ee3ff4a2 /src/mainboard/portwell
parent7f22bc465912bcb5117b725a0f68e01c81fea267 (diff)
mb/google/brya/variants/brask: Init overridetree
Init overridetree based on the schematics. Refer to brya0/overridetree.cb to update the settings of the devices including DPTF, WIFI, NAU8825 and etc. Refer to kano/overridetree.cb to update the SSD settings (pcie4_0). TODO: DPTF and USB positions will be further updated later. BUG=none TEST=Build Pass Signed-off-by: Alan Huang <alan-huang@quanta.corp-partner.google.com> Change-Id: I30d26a47fe93736c63b578c9180b148ef73e8b9f Reviewed-on: https://review.coreboot.org/c/coreboot/+/58165 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/mainboard/portwell')
0 files changed, 0 insertions, 0 deletions