summaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo/t420s/data.vbt
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2022-10-04 12:42:36 +0200
committerMartin Roth <martin.roth@amd.corp-partner.google.com>2022-10-06 18:26:52 +0000
commite8930e560fea4703a2807c67278279e92fa3db5c (patch)
treee40dd210260d581c0969660d6948e6f8476e8fbc /src/mainboard/lenovo/t420s/data.vbt
parent0e8e7467a4c0fadb569458bfdfb96f85d361479d (diff)
mb/lenovo/t440p: Enable PCI 00:01.1 bridge for dGPU
An optional dGPU can be connected to the second PEG bridge: -[0000:00]-+-00.0 Intel Corporation Xeon E3-1200 v3/4th Gen Core Processor DRAM Controller +-01.0-[01]-- +-01.1-[02]----00.0 NVIDIA Corporation GK208M [GeForce GT 730M] It's possible that the 01.0 bridge is never populated, but we have to leave it on anyway so 01.1 can be enumerated. Change-Id: Ieab7a7bf3b31b4ee9d9f12b5d827d866c87356e1 Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/68099 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/lenovo/t420s/data.vbt')
0 files changed, 0 insertions, 0 deletions