summaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo/t400/acpi/superio.asl
diff options
context:
space:
mode:
authorMarshall Dawson <marshalldawson3rd@gmail.com>2018-01-30 15:33:23 -0700
committerMartin Roth <martinroth@google.com>2018-02-07 16:22:40 +0000
commit8d6e0e0a72ed81d44ba61add0c2aab55bb217412 (patch)
treed910a30a26bab28ec8d24b8a9de341ca8eba4985 /src/mainboard/lenovo/t400/acpi/superio.asl
parentac1cd44525d7230a0138fdd3e442ad8b1363c4dc (diff)
lib/stage_cache: Add save/get raw storage
Leverage the stage_cache mechanism to store a non-specific type of data. This is not interesting when the location for the cache is in cbmem. However it will be more useful when an external location is used, e.g. when the cache is in TSEG, locked from user modification. Change-Id: Iaf0b25ebe14c176bbd24fc8942f902f627ca8e6f Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-on: https://review.coreboot.org/23518 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/mainboard/lenovo/t400/acpi/superio.asl')
0 files changed, 0 insertions, 0 deletions