summaryrefslogtreecommitdiff
path: root/src/mainboard/kontron
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2022-11-12 14:51:49 +0100
committerPaul Fagerburg <pfagerburg@chromium.org>2023-02-04 01:42:39 +0000
commitb5df65a9aaee50421913ace6d7a4b35e0ddff676 (patch)
treeaa885e29c4e724f4fb583bca5c93fe1243e95da2 /src/mainboard/kontron
parent9ce7935b490830a709c62e271bf269801520ec29 (diff)
mb/*: Replace SNB PCI devices with references from chipset.cb
Removing default on/off from mainboard devicetrees is left as a follow-up. Change-Id: I74c34a97ea4340fb11a0db422a48e1418221627e Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/69502 Reviewed-by: Jakub Czapiga <jacz@semihalf.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Elyes Haouas <ehaouas@noos.fr>
Diffstat (limited to 'src/mainboard/kontron')
-rw-r--r--src/mainboard/kontron/ktqm77/devicetree.cb52
1 files changed, 26 insertions, 26 deletions
diff --git a/src/mainboard/kontron/ktqm77/devicetree.cb b/src/mainboard/kontron/ktqm77/devicetree.cb
index bf87661bf8..e07cdf299e 100644
--- a/src/mainboard/kontron/ktqm77/devicetree.cb
+++ b/src/mainboard/kontron/ktqm77/devicetree.cb
@@ -10,9 +10,9 @@ chip northbridge/intel/sandybridge
end
device domain 0 on
- device pci 00.0 on end # host bridge
- device pci 01.0 on end # PCIe Bridge x16
- device pci 02.0 on end # vga controller
+ device ref host_bridge on end # host bridge
+ device ref peg10 on end # PCIe Bridge x16
+ device ref igd on end # vga controller
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
# Enable all SATA ports 0-5
@@ -32,29 +32,29 @@ chip northbridge/intel/sandybridge
register "xhci_switchable_ports" = "0x0f"
register "superspeed_capable_ports" = "0x0f"
- device pci 14.0 on end # USB 3.0 Controller
- device pci 16.0 on end # Management Engine Interface 1
- device pci 16.1 off end # Management Engine Interface 2
- device pci 16.2 off end # Management Engine IDE-R
- device pci 16.3 off end # Management Engine KT
- device pci 19.0 on end # Intel Gigabit Ethernet
- device pci 1a.0 on end # USB2 EHCI #2
- device pci 1b.0 on end # High Definition Audio
+ device ref xhci on end # USB 3.0 Controller
+ device ref mei1 on end # Management Engine Interface 1
+ device ref mei2 off end # Management Engine Interface 2
+ device ref me_ide_r off end # Management Engine IDE-R
+ device ref me_kt off end # Management Engine KT
+ device ref gbe on end # Intel Gigabit Ethernet
+ device ref ehci2 on end # USB2 EHCI #2
+ device ref hda on end # High Definition Audio
# Disabling 1c.0 might break IRQ settings as it enables port coalescing
# There are two mini PCIe x1 sockets, so one PCIe port is unrouted
- device pci 1c.0 on end # PCIe Port #1 mini PCIe x1?
- device pci 1c.1 on end # PCIe Port #2 mini PCIe x1?
- device pci 1c.2 on end # PCIe Port #3 second Ethernet NIC
- device pci 1c.3 on end # PCIe Port #4 third Ethernet NIC
- device pci 1c.4 on end # PCIe Port #5 first Ethernet PHY
- device pci 1c.5 on end # PCIe Port #6 FireWire
- device pci 1c.6 on end # PCIe Port #7 PCIe x1
- device pci 1c.7 on end # PCIe Port #8 mini PCIe x1?
+ device ref pcie_rp1 on end # PCIe Port #1 mini PCIe x1?
+ device ref pcie_rp2 on end # PCIe Port #2 mini PCIe x1?
+ device ref pcie_rp3 on end # PCIe Port #3 second Ethernet NIC
+ device ref pcie_rp4 on end # PCIe Port #4 third Ethernet NIC
+ device ref pcie_rp5 on end # PCIe Port #5 first Ethernet PHY
+ device ref pcie_rp6 on end # PCIe Port #6 FireWire
+ device ref pcie_rp7 on end # PCIe Port #7 PCIe x1
+ device ref pcie_rp8 on end # PCIe Port #8 mini PCIe x1?
- device pci 1d.0 on end # USB2 EHCI #1
- device pci 1e.0 off end # PCI bridge
- device pci 1f.0 on #LPC bridge
+ device ref ehci1 on end # USB2 EHCI #1
+ device ref pci_bridge off end # PCI bridge
+ device ref lpc on #LPC bridge
chip superio/winbond/w83627dhg
device pnp 2e.0 off # Floppy
end
@@ -134,10 +134,10 @@ chip northbridge/intel/sandybridge
end #ec/kontron/it8516e
# TODO: TPM on 4e
end # LPC bridge
- device pci 1f.2 on end # SATA Controller 1
- device pci 1f.3 on end # SMBus
- device pci 1f.5 off end # SATA Controller 2
- device pci 1f.6 off end # Thermal
+ device ref sata1 on end # SATA Controller 1
+ device ref smbus on end # SMBus
+ device ref sata2 off end # SATA Controller 2
+ device ref thermal off end # Thermal
end
end
end