summaryrefslogtreecommitdiff
path: root/src/mainboard/kontron/986lcd-m/cmos.layout
diff options
context:
space:
mode:
authorWerner Zeh <werner.zeh@siemens.com>2019-11-08 09:50:20 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-11-11 10:34:55 +0000
commit4f7fe494a009a6edc37a5e897de5f5ae32fbb055 (patch)
tree6043754fd186e18192ab5aad4218d1b79e0fe7b4 /src/mainboard/kontron/986lcd-m/cmos.layout
parent7c276c0dd74623bc9e11584f3fb74e876823af9f (diff)
mb/siemens/mc_apl6: Adjust clock lines used on PCIe-2-PCI bridge
On this mainboard variant the PCIe-2-PCI bridge is used a bit different. Adjust the switched off clock lines to match the mainboard configuration. Change-Id: I16f3b6eed0948c8201baecdfbb8052c6c1c335c8 Signed-off-by: Werner Zeh <werner.zeh@siemens.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36671 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Diffstat (limited to 'src/mainboard/kontron/986lcd-m/cmos.layout')
0 files changed, 0 insertions, 0 deletions