summaryrefslogtreecommitdiff
path: root/src/mainboard/jetway/nf81-t56n-lf/Makefile.inc
diff options
context:
space:
mode:
authorEdward O'Callaghan <eocallaghan@alterapraxis.com>2014-04-24 02:58:11 +1000
committerKyösti Mälkki <kyosti.malkki@gmail.com>2014-05-08 12:10:37 +0200
commitdd2e8c35fb368316b51d969d046696a017f09d25 (patch)
tree77e70b316e26114ed1a361f6e784937d65db4c0a /src/mainboard/jetway/nf81-t56n-lf/Makefile.inc
parent708be1a45356b33eaf5f287e529a99fb856736af (diff)
superio/fintek/f71869ad: Configure multi-func reg in devicetree
Facilitate for the configuration of so called "Multi-function Select Registers" with devicetree.cb in ramstage. Make use of this new functionality in, mainboard/jetway/nf81-t56n-lf to correctly configure the Fintek's multiplexed GPIO pins to be in AMD TSI mode. This allows the Fintek to correctly talk to the Southbridge over the SMBus for CPU temperature data as to control fans and so on. Change-Id: I80abcd8b767fc4b22d00d1384ce4ef89fe837e3d Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Reviewed-on: http://review.coreboot.org/5576 Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/mainboard/jetway/nf81-t56n-lf/Makefile.inc')
0 files changed, 0 insertions, 0 deletions