summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/minnowmax
diff options
context:
space:
mode:
authorPatrick Rudolph <siro@das-labor.org>2017-04-12 16:54:55 +0200
committerMartin Roth <martinroth@google.com>2017-05-01 16:22:52 +0200
commit2be2840a1da29ed50b6eba6c2b7ba68579782a91 (patch)
treeac195abbc2bdb3559032b396c6d128ca4a1e1e0d /src/mainboard/intel/minnowmax
parentd0eb6cd8bd89ee47a8e3bf2948a2ff4196c761e3 (diff)
nb/intel/nehalem/gma: Set up OpRegion in nb code
Set up IGD OpRegion in northbridge and fill in GNVS' aslb. At this point GNVS already has been set up by SSDT injection. Required for future VBT patches that will: * Use ACPI memory instead of CBMEM * Use common implementation to locate VBT * Fill in platform specific values Change-Id: I76b31fe5fd19b50b82f57748558fb04408e0fd23 Signed-off-by: Patrick Rudolph <siro@das-labor.org> Reviewed-on: https://review.coreboot.org/19309 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/mainboard/intel/minnowmax')
0 files changed, 0 insertions, 0 deletions