summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/jasperlake_rvp/variants/jslrvp
diff options
context:
space:
mode:
authorElyes Haouas <ehaouas@noos.fr>2024-03-23 15:10:04 +0100
committerElyes Haouas <ehaouas@noos.fr>2024-04-11 19:19:08 +0000
commit31402178c56108e752b95c34562b6e3554a2c1d8 (patch)
tree0ac4a3cea23ce5c66cc91f2883d3b30184d0f565 /src/mainboard/intel/jasperlake_rvp/variants/jslrvp
parent1dc8f0272bd222125d2d26cfa2b311f3d134f6ca (diff)
tree: Remove blank lines before '}' and after '{'
Change-Id: I46a362270f69d0a4a28e5bb9c954f34d632815ff Signed-off-by: Elyes Haouas <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/81455 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/intel/jasperlake_rvp/variants/jslrvp')
-rw-r--r--src/mainboard/intel/jasperlake_rvp/variants/jslrvp/gpio.c1
-rw-r--r--src/mainboard/intel/jasperlake_rvp/variants/jslrvp/memory.c2
2 files changed, 0 insertions, 3 deletions
diff --git a/src/mainboard/intel/jasperlake_rvp/variants/jslrvp/gpio.c b/src/mainboard/intel/jasperlake_rvp/variants/jslrvp/gpio.c
index eab0fe5671..6a3ce3e64f 100644
--- a/src/mainboard/intel/jasperlake_rvp/variants/jslrvp/gpio.c
+++ b/src/mainboard/intel/jasperlake_rvp/variants/jslrvp/gpio.c
@@ -7,7 +7,6 @@
/* Pad configuration in ramstage */
static const struct pad_config gpio_table[] = {
-
/* WWAN_WAKE_N */
PAD_CFG_GPI_SCI(GPP_A10, NONE, DEEP, LEVEL, INVERT),
diff --git a/src/mainboard/intel/jasperlake_rvp/variants/jslrvp/memory.c b/src/mainboard/intel/jasperlake_rvp/variants/jslrvp/memory.c
index bea9cd80d4..618e74eaed 100644
--- a/src/mainboard/intel/jasperlake_rvp/variants/jslrvp/memory.c
+++ b/src/mainboard/intel/jasperlake_rvp/variants/jslrvp/memory.c
@@ -8,7 +8,6 @@
#include <soc/romstage.h>
static const struct mb_cfg jslrvp_ddr4_memcfg_cfg = {
-
.dq_map[DDR_CH0] = {
{0xf, 0xf0},
{0xf, 0xf0},
@@ -51,7 +50,6 @@ static const struct mb_cfg jslrvp_ddr4_memcfg_cfg = {
};
static const struct mb_cfg jslrvp_lpddr4_memcfg_cfg = {
-
.dq_map[DDR_CH0] = {
{0xf, 0xf0},
{0xf, 0xf0},