aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/intel/icelake_rvp/chromeos.fmd
diff options
context:
space:
mode:
authorAamir Bohra <aamir.bohra@intel.com>2018-06-29 22:33:25 +0530
committerPatrick Georgi <pgeorgi@google.com>2018-10-26 11:22:04 +0000
commit3c37b5a682f95d1f7efcf6aa798079fdeb6b2016 (patch)
treee28ddb91b1e4038efbce9fad2b0ffa61413875f4 /src/mainboard/intel/icelake_rvp/chromeos.fmd
parente9e08ceb3c89c5d1c4bfea1e403d061aea237a2b (diff)
mainboard/intel/icelake_rvp: Do initial mainboard commit
Clone entirely from mainboard/intel/cannonlake_rvp commit id: af89f49b83260a04dece84b34e97560fb85d29ae List of changes on top off initial cannonlake_rvp clone 1. Rename "Cannonlake" with "Icelake". 2. Replace "cannonlake_rvp" with "icelake_rvp". 3. Rename "cnl" with "icl". 4. Remove unwanted SPD file, will add correct SPD with mainboard patches. 5. Remove NHLT related implementation. 6. Remove FSP configs, will add once FSP headers are available. 7. Removed smihandler.c, will add later if needed. Change-Id: I875972d1fb2f630bf5eb29bd955c484e7f9aa415 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Signed-off-by: Aamir Bohra <aamir.bohra@intel.com> Reviewed-on: https://review.coreboot.org/29164 Reviewed-by: Naresh Solanki <naresh.solanki@intel.com> Reviewed-by: Rizwan Qureshi <rizwan.qureshi@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/intel/icelake_rvp/chromeos.fmd')
-rw-r--r--src/mainboard/intel/icelake_rvp/chromeos.fmd45
1 files changed, 45 insertions, 0 deletions
diff --git a/src/mainboard/intel/icelake_rvp/chromeos.fmd b/src/mainboard/intel/icelake_rvp/chromeos.fmd
new file mode 100644
index 0000000000..65d22c3950
--- /dev/null
+++ b/src/mainboard/intel/icelake_rvp/chromeos.fmd
@@ -0,0 +1,45 @@
+FLASH@0xff000000 0x1000000 {
+ SI_ALL@0x0 0x380000 {
+ SI_DESC@0x0 0x1000
+ SI_EC@0x01000 0x80000
+ SI_ME@0x81000 0x2ff000
+ }
+ SI_BIOS@0x380000 0xc80000 {
+ RW_SECTION_A@0x0 0x368000 {
+ VBLOCK_A@0x0 0x10000
+ FW_MAIN_A(CBFS)@0x10000 0x357fc0
+ RW_FWID_A@0x367fc0 0x40
+ }
+ RW_SECTION_B@0x368000 0x368000 {
+ VBLOCK_B@0x0 0x10000
+ FW_MAIN_B(CBFS)@0x10000 0x357fc0
+ RW_FWID_B@0x367fc0 0x40
+ }
+ RW_MISC@0x6d0000 0x30000 {
+ UNIFIED_MRC_CACHE@0x0 0x20000 {
+ RECOVERY_MRC_CACHE@0x0 0x10000
+ RW_MRC_CACHE@0x10000 0x10000
+ }
+ RW_ELOG@0x20000 0x4000
+ RW_SHARED@0x24000 0x4000 {
+ SHARED_DATA@0x0 0x2000
+ VBLOCK_DEV@0x2000 0x2000
+ }
+ RW_VPD@0x28000 0x2000
+ RW_NVRAM@0x2a000 0x6000
+ }
+ SMMSTORE@0x700000 0x40000
+ RW_LEGACY(CBFS)@0x740000 0x1c0000
+ WP_RO@0x900000 0x380000 {
+ RO_VPD@0x0 0x4000
+ RO_UNUSED@0x4000 0xc000
+ RO_SECTION@0x10000 0x370000 {
+ FMAP@0x0 0x800
+ RO_FRID@0x800 0x40
+ RO_FRID_PAD@0x840 0x7c0
+ GBB@0x1000 0xef000
+ COREBOOT(CBFS)@0xf0000 0x280000
+ }
+ }
+ }
+}