diff options
| author | Tim Wawrzynczak <twawrzynczak@chromium.org> | 2021-07-15 14:10:00 +0000 |
|---|---|---|
| committer | Tim Wawrzynczak <twawrzynczak@chromium.org> | 2021-07-21 14:13:15 +0000 |
| commit | 19a2b84944b5f02def30edcb09add54230cf8191 (patch) | |
| tree | 9ed933608ec3423c31cd58f809329248d2227c5a /src/mainboard/intel/glkrvp/ec.c | |
| parent | ad5307e46c63a8f293f5588f33ef3bade6f191e5 (diff) | |
Revert "mb/google/brya: Enable south XHCI ports 1 and 2"
This reverts commit f7f715dff38c4a629139b2493ed6e0d7cc2eb36f.
Reason for revert: FSP 2207.01 uses the UsbTcPortEn UPD for TCSS XHCI enable
BUG=b:184324979
TEST=boot brya, all 3 USB Type-C ports still enumerate devices
Change-Id: I82bae21d185247bc0f3580fd6f92abb8eece6732
Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/56132
Reviewed-by: Furquan Shaikh <furquan@google.com>
Reviewed-by: Sridhar Siricilla <sridhar.siricilla@intel.corp-partner.google.com>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/intel/glkrvp/ec.c')
0 files changed, 0 insertions, 0 deletions