summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/elkhartlake_crb
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2022-01-03 19:19:41 +0000
committerFelix Held <felix-coreboot@felixheld.de>2022-01-21 16:01:54 +0000
commitcef6770a0bf0cbe06a044ada7a28812cbd22afe8 (patch)
tree72dac410d5f59803eaf164190dd5c9c207550eec /src/mainboard/intel/elkhartlake_crb
parent0ddb47048d064087bf8c3e206bead1fa55f4e918 (diff)
soc/intel/icl: Rework on HECI1 disable configs
The only option to make HECI1 function disable on Ice Lake SoC platform is using SBI under SMM mode. Hence, this patch makes DISABLE_HECI1_AT_PRE_BOOT=y default and selects `HECI_DISABLE_USING_SMM` config for Ice Lake. Also, drop `HeciEnabled` from chip configuration and guard heci_disable() using DISABLE_HECI1_AT_PRE_BOOT config. Signed-off-by: Subrata Banik <subratabanik@google.com> Change-Id: If4155e5c7eeb019f7dce59acd5b82720baddcb43 Reviewed-on: https://review.coreboot.org/c/coreboot/+/60732 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/intel/elkhartlake_crb')
0 files changed, 0 insertions, 0 deletions